Recently, multigate field-effect transistors have started replacing traditional planar MOSFETs to keep pace with Moore's Law in deep submicron technology. Among different multigate transistors, FinFETs have become the preferred choice of the semiconductor industry owing to low fabrication cost, superior performance, lower leakage, and design flexibility. The back and front gates of a FinFET can either be shorted or remain independent, leading to two modes of operation: Shorted-Gate (SG) and Independent-Gate (IG). For a given mode of operation, the physical parameters of the FinFET can either be symmetric or asymmetric in nature. In this article, for the first time, we analyze multiparameter asymmetric SG FinFETs and illustrate their potential for implementing logic gates and circuits that are both ultra-low-leakage and high-performance simultaneously. We restrict this work to SG devices because IG FinFETs (symmetric/asymmetric) suffer from severely degraded on-current, which makes them unattractive for high-performance designs. We first compare head-to-head all viable single-and multiparameter symmetric/asymmetric SG FinFETs. Among all such FinFETs, the traditional SG (which are symmetric in nature), Asymmetric Workfunction Shorted-Gate (AWSG), and Asymmetric Workfunction-Underlap Shorted-Gate (AWUSG) FinFETs show the most promise. We characterize these devices under process variations in gate length (L G ), fin thickness (T SI ), gate-oxide thickness (T OX ), gate underlap (L U N ), and gate-workfunction ( G ) as well as supply voltage (V DD ) variations, followed by a gate-level leakage/delay analysis at different temperatures. Although AWSG FinFETs consume very low leakage power, they do suffer from performance degradation relative to SG FinFETs. Similarly, our study reveals that no other single-parameter asymmetric FinFET provides a good combination of low-power and high-performance design. We show that gates/circuits based on AWUSG FinFETs are faster, yet consume much less leakage power and less area than gates/circuits based on traditional SG FinFETs. We observe 53.4% (30.2%) maximum (average) reduction in total power at temperature T = 348K while meeting the same delay constraint, with 14.2% (13.5%) reduction in area for AWUSG circuits relative to SG circuits. At T = 373K, we see 68.6% (46.9%) maximum (average) reduction in total power. Additional Key Words and Phrases: FinFETs, multiparameter asymmetry, low-leakage, high-performance, design ACM Reference Format: Sourindra M. Chaudhuri and Niraj K. Jha. 2016. Ultra-low-leakage and high-performance logic circuit design using multiparameter asymmetric FinFETs.
INTRODUCTION
FinFETs have recently been adopted as the most viable among the multigate transistor alternatives [Nowak et al. 2004 ] by most of the leading semiconductor companies at the 22nm technology node and beyond. FinFETs are favored at deep submicron technology nodes primarily because of their tighter control over the channel, thus resulting in low leakage, superior performance, low cost due to seamless transition from the old fabrication process, and design flexibility. FinFETs also offer a plethora of device choices with unique features. This opens up new research opportunities for novel circuit designs.
Both bulk and Silicon-on-Insulator (SOI) FinFETs are being used. In this work, we focus on SOI FinFETs (Figure 1 ). Such FinFETs have a metal gate that wraps around the thin silicon fin that stands on an insulating base. When a thick spacer material is used at the top, it acts like a double-gate device controlled using both the front and back gates. When the top spacer is not used, the device can be controlled from the top as well and becomes a Trigate device (favored by Intel). Since the FinFET channel is either undoped or lightly doped, the effect of random dopant fluctuations, which is a big concern in bulk CMOS, is mitigated.
In SG FinFETs, the front and back gates are connected at the top (as shown in Figure 1 ), whereas in IG FinFETs, the top part is etched away, leading to independent front and back gates. SG FinFETs have much higher on-current (I ON ), whereas IG FinFETs have much lower off-current (I OF F ) but very poor I ON . The back gate of an IG FinFET can be forward (reverse) biased to dynamically change its I ON /I OF F . However, its I ON is still far inferior to the I ON of an SG FinFET.
FinFETs can also be classified as symmetric or asymmetric, independent of their SG or IG modes of operation. Some parameters within the same FinFET that may assume different values are L U N , G , and source/drain doping (N SD ). These devices are called asymmetric. These parameters assume the same value within a symmetric FinFET. We may further classify asymmetric FinFETs as single-or multiparameter asymmetric. In single-parameter asymmetric devices, only one of the parameters takes different values, whereas in multiparameter asymmetric devices, more than one parameter takes nonidentical values. So far, researchers have primarily explored FinFETs with just one of the several parameters being asymmetric, such as AWSG, Asymmetric Doping SG (ADSG), and Asymmetric Underlap SG (AUSG). AWSG FinFETs and logic gates based on them, which are much better placed in the leakage-delay spectrum relative to symmetric SG devices, have shown promise in power/performance optimization of logic circuits, flip-flops, latches, and SRAMs. However, ADSG and AUSG FinFETs have only been explored in the context of SRAM cell design.
FinFETs offer a panoply of choices spanned by SG/IG modes of operation and asymmetric single-and multiparameter devices. They offer very different combinations of I ON /I OF F pairs. However, unless runtime threshold voltage (V th ) control is desired or the independent front and back gates are fed separate signals to implement an OR operation, any of the preceding combinations involving an IG FinFET would be much inferior to the corresponding combination involving an SG FinFET in terms of I ON , and hence circuit performance. Thus, in this article, we only characterize various combinations that involve SG FinFETs. It is very important to the semiconductor industry to find transistors that have both high I ON and very low I OF F . We show that some of the preceding combinations offer this possibility.
The key contributions of this article are as follows:
-We characterize all possible symmetric and asymmetric SG FinFETs and compare them head-to-head to establish their relative standing in terms of I ON /I OF F . Although some single-parameter asymmetric devices have been explored in the We then perform leakage-delay analysis of logic gates made of these devices to establish their relative standing in the leakage-delay spectrum at different temperatures. -Finally, we compare SG and AWUSG FinFET logic circuit implementations to demonstrate significant area/power reductions in the latter at the same delay constraint.
The rest of the article is organized as follows. In Section 2, we review related work. In Section 3, we give a detailed description of different types of FinFETs and characterize various symmetric/asymmetric FinFETs. In Section 4, we analyze logic gates made of single-and novel multiparameter asymmetric FinFETs. In Section 5, we establish the potential of AWUSG devices in optimizing circuit power, area, and performance. Finally, in Section 6, we conclude.
RELATED WORK
The promise of multigate transistors has been recognized by the research community and semiconductor industry for some time. Introduction of any new device typically demands attention in areas like fabrication, device modeling, simulation techniques, circuit design, and architectural implementation [Bhattacharya and Jha 2014] . Researchers have already fabricated various types of FinFETs, which include devices operated in both SG and IG modes. Although they have primarily focused on symmetric devices so far, the potential of AWSG FinFETs has been recognized through fabrication in the industry [Kedzierski et al. 2001] and characterization by researchers [Bhoj and Jha 2013] . Researchers have also fabricated and demonstrated the superior performance of AUSG MOSFETs [Ghani et al. 2001; Horiuchi et al. 1994] .
Appropriate application of device physics and modeling techniques is very critical for FinFETs owing to their nonplanar structure. The 3D nature of FinFETs also makes device simulation very CPU intensive. Hence, balancing the accuracy and efficiency of device simulation is a current challenge. To address this problem, in Chaudhuri and Jha [2014a] , we proposed an L U N adjustment-based methodology that bridges the accuracy gap between 3D and 2D device simulation even under process variations, thus making FinFET device simulations very efficient without much loss in accuracy.
L G , T SI , T OX , and G are considered critical parameters for determining device behavior under process variations [Xiong and Bokor 2003; Mishra et al. 2010] . A response surface-based methodology has been developed to model leakage/delay in FinFET logic gates [Chaudhuri et al. 2012] . The interplay between process-induced and statistical variations has been studied in Wang et al. [2013] and its impact on SRAM stability has been explored further in Wang et al. [2014] . The promise of various FinFET types has motivated researchers to explore their impact at the circuit level to reap powerperformance-stability benefits. Thus, leakage-delay tradeoffs based on the SG/IG modes of operation in FinFET circuits have been explored [Chiang et al. 2005; Kumar et al. 2004; Tawfik and Kursun 2007; Mishra et al. 2009 ]. In Mishra et al. [2009] , Ouyang and Xie [2008] , Swahn and Hassoun [2006] , and Muttreja et al. [2007] , gate sizing and multiple supply/threshold voltage methodologies have been shown to be effective at power optimization. The effect of temperature on device/gate leakage current (I LEAK ) has been explored in Ananthan and Roy [2006] , Choi et al. [2007] , and Gu et al. [2008] . The concept of multithreshold FinFETs has been explored for obtaining a better leakage/performance profile [Gaynor and Hassoun 2014] under certain restrictions. Recently, orthogonal to the concept of using multithreshold FinFETs (that use different gate workfunctions in different transistors in the IC), AWSG FinFETs (that use two different gate workfunctions in the same FinFET) have been identified as an ultra-low-leakage device. They enable extremely low power designs, but with some loss in performance. The leakage-delay spectrum of logic gates, latches, and flip-flops based on AWSG FinFETs has been investigated in Bhoj and Jha [2013] . It has been shown that AWSG FinFET-based circuits operating at a higher supply voltage compared to SG FinFET-based circuits consume less total power under the same delay constraint [Chaudhuri and Jha 2014b] . In Bhoj and Jha [2014] , AWSG-based SRAM bitcells are shown to be competitive in terms of both dc metrics and dynamic writeability. ADSG and AUSG FinFETs have been proposed and analyzed in the context of robust SRAM design in Goel et al. [2011] and Moradi et al. [2011] . The impact of Gate-Induced Drain Leakage (GIDL) has been investigated for various symmetric and asymmetric FinFETs in Choi et al. [2003] . The impact is shown to be insignificant in digital circuits operating at V DD < 1.1V . Electrical characteristics of ADSG FinFETs have been studied in Woo et al. [2002] .
In this work, we propose various multiparameter asymmetric FinFETs for the first time. We further compare, analyze, and characterize these novel devices against existing FinFET device options. AWUSG FinFETs emerge from this characterization as the most attractive device from both the I ON and I OF F perspectives. We then show the advantage of AWUSG FinFETs at the logic gate and circuit levels from the area/delay/power perspectives.
SYMMETRIC AND ASYMMETRIC FinFETs
In this section, we investigate various symmetric and asymmetric FinFETs operating in the SG mode and compare them head-to-head to explore their potential in optimizing both leakage and performance. We use a Python-based integrated simulation platform from Bhoj and Jha [2013] that connects a Sentaurus TCAD Structure Editor (SE), device simulator, SVisual, and MATLAB to ease data flow among these tools [Synopsys 2011 ]. In our device-level characterization, we simulate a typical SG nFinFET (as shown in Figure 2 ) through 3D device simulations. For logic gate-level 
mixed-mode analysis, we simulate a 2D cross-section (as shown in Figure 3 ) of the 3D n/p-FinFETs for drastically improved simulation efficiency. The analysis is based on hydrodynamic device simulations, which consider the bandgap narrowing model, Philips-unified model for carrier mobility, and Shockley-Read-Hall and band-to-band tunneling models to accurately capture the effect of carrier recombination [Synopsys 2011] . Table I shows typical physical parameter values of a symmetric SG n/pFinFET at the 22nm technology node, which are calibrated based on data from the foundries [Guillorn et al. 2008; Wu et al. 2010; Yamashita et al. 2011] . In our prior work [Chaudhuri and Jha 2014a], we presented drain-current I DS versus gate voltage V GS curves that are in agreement with the data presented in the literature. Referring to Figure 3 , the process parameters are front (back) physical gate length L GF (L GB ), fin thickness (T SI ), front (back) gate oxide thickness T OXF (T OXB ), front (back) gate thickness H GF (H GB ), and L U N . W NEF F and W P EF F denote the effective widths of an nFinFET and pFinFET, respectively, and are defined as 2nH F IN (where n is the number of fins in the FinFET and H F IN is the fin height) for an SG FinFET (whether symmetric or asymmetric). These effective widths take into account both the front and back inversion channels that are formed in a typical FinFET. Other device parameters are body doping N BODY , source/drain doping N SD , fin pitch F P that denotes the minimum distance required between the midpoint of two adjacent fins, and operating voltage V DD .
Among the various physical parameters, G , L U N , and N SD can potentially assume different values within the same FinFET, giving rise to different asymmetric FinFETs. Hence, for asymmetric FinFETs, we refer to these parameters as front/back gate workfunction ( GF / GB ), source/drain gate underlap (L U NS /L U ND ), and source/drain doping (N S /N D ). FinFETs in which just one physical parameter is asymmetric are classified as single-parameter asymmetric. Examples of such devices are AWSG, AUSG, and ADSG FinFETs, which are shown in Figure 4 . On the other hand, FinFETs in which more than one physical parameter are asymmetric are classified as multiparameter asymmetric. Some examples are Asymmetric GateWorkfunction/Gate-Underlap SG (AWUSG), Asymmetric Gate-Workfunction/Doping SG (AWDSG), Asymmetric Gate-Underlap/Doping SG (AUDSG), and Asymmetric Gate-Workfunction/Gate-Underlap/Doping SG (AWUDSG) FinFETs, as shown in Figure 5 . It is possible to adjust the workfunction of the gate material, which determines the V th of the device. For symmetric SG FinFETs (which are the traditional FinFETs), 4.4eV (4.8eV) is chosen as the workfunction for nFinFETs (pFinFETs) to implement high-performance logic. In FinFETs that incorporate asymmetric workfunctions, the front and back gates are associated with these different workfunctions, respectively. Table II shows typical values these asymmetric parameters can take, based on the optimizations performed in Bhoj and Jha [2013] , Goel et al. [2011] , Moradi et al. [2011] , Ghani et al. [2001] , Horiuchi et al. [1994] , and Woo et al. [2002] . However, note that the exact choice of asymmetric parameter values is orthogonal to the study of FinFET asymmetry, which is the focus of this work. As we will see later, the advantages of 
asymmetric FinFETs are maintained even when the parameter values are changed within a range. AWSG FinFETs were originally fabricated and investigated by IBM researchers [Kedzierski et al. 2001] . They fabricated both symmetric and asymmetric devices to establish the similarity in their fabrication process. Symmetric device fabrication was carried out on a 65nm SOI wafer, topped by a 50nm oxide hard mask. Optical lithography and hard mask trimming were used to define fin layers. A high tilt angle was used to implant extended regions that include multiple wafer twists. On the other hand, asymmetric device fabrication was done on a 120nm wafer along with a 90nm oxide hard mask. The fins were defined using the same procedure that was used in the case of symmetric devices. Likewise, similar techniques were used to implant extended regions and poly gates. Because of the significant similarities in the fabrication processes of symmetric and asymmetric devices, a seamless transition to asymmetric FinFETs is feasible if desired. Researchers have also fabricated and investigated AUSG planar MOSFETs [Horiuchi et al. 1994; Ghani et al. 2001] . Such asymmetric devices can be fabricated by just following conventional planar CMOS fabrication steps.
Single-parameter Asymmetric FinFETs
In this section, we first analyze the traditional symmetric SG FinFETs in light of device physics to better understand their I ON /I OF F characteristics. We then investigate various single-parameter asymmetric FinFETs-AWSG, AUSG, and ADSG-to look for a FinFET with a better I ON than a symmetric SG FinFET but with a drastically lower I OF F . We perform hydrodynamic mixed-mode 3D device simulations to account for temperature effects using refined meshes optimized for convergence. We ignore gate tunneling effects since the channel is undoped and because gate leakage is negligible due to the use of a relatively thicker oxide made up of high-κ dielectric. Figure 6 shows the electrostatic potential distribution and electron density within the fin region of an SG nFinFET in the OFF-state (V DS = 0.9V , V GS = 0V ) and in the ON-state (V DS = 0.9V , V GS = 0.9V ). Figure 6 (b) clearly shows severe band bending near both the front and back gates, which helps form prominent inversion regions, as can be seen from Figure 6 (d), leading to a high I ON . On the contrary, in Figure 6 (a), we observe a high potential barrier in the region adjacent to both gates, leaving very little room for a leakage path. However, the potential barrier decreases significantly toward the fin center, enabling a prominent leakage path and giving rise to a high I OF F . We obtained an I ON of 146.16μA (76.81μA) and I OF F of 1.83nA (0.11nA) for the SG nFinFET (pFinFET).
In Bhoj and Jha [2013] , AWSG FinFETs and logic gates/latches/flip-flops were thoroughly investigated, demonstrating superior subthreshold behavior and ultra-low leakage. Here, we revisit characteristics and related physics of such devices to better understand their limitations in achieving both very low I OF F and high enough I ON . AWSG FinFETs are fabricated through an adjustment of gate workfunctions on front and back sides using selective implantation. Thus, they have two different workfunctions on the two sides of the gate [Bhoj and Jha 2013] . The same two workfunctions are used on the two sides of both AWSG nFinFETs and pFinFETs to reduce fabrication cost. Hence, in our experiments, both AWSG n/pFinFETs are assumed to have 4.4eV and 4.8eV gate workfunctions, with source/drain doping determining the majority carrier in the ON-state. Use of asymmetric workfunctions leads to a very steep subthreshold slope [Bhoj and Jha 2013] . This results in a very low I OF F but at the price of a slight degradation in I ON . Figure 7 shows the electrostatic potential and electron density in the fin region during the OFF-and ON-states of the AWSG FinFET. In Figure 7 (b), we observe a similar band bending as in the case of the SG FinFET. This forms the inversion region adjacent to the gate, as can be seen from Figure 7 (d) but is somewhat less severe. This results in a degraded I ON . On the other hand, AWSG gates display superior OFF-state behavior because no prominent leakage path in the fin region (not even in the fin center) is present, as can be seen from Figure 7 (c). We obtain a 28.1% (34.7%) lower I ON of 105.12μA (50.16μA) and 97.8% (97.3%) lower I OF F of 0.04nA (0.003nA) for an AWSG nFinFET (pFinFET) relative to the SG nFinFET (pFinFET). Thus, although AWSG FinFETs are wonderfully suited to ultra-low-leakage design, they are not very well suited to high-performance design due to their degraded I ON .
Next, we explore AUSG and ADSG FinFETs, which were proposed in Goel et al. [2011] and Moradi et al. [2011] . AUSG FinFETs have a gate overlap on one side and an underlap on the other side. They can be fabricated using standard FinFET fabrication process steps. However, to introduce an underlap on the drain side, an additional asymmetric spacer formation or tilt ion implantation step is required. An asymmetric spacer can be formed by depositing spacer material on the drain side with a mask on the source side. Further, spacer material can be etched using reactive ion etching [Goel et al. 2011] . Because of this asymmetry, appropriate biasing of these devices is important, yielding different operating configurations for n/p-FinFETs. Maintaining V DS > 0 (V DS < 0) for the nFinFET (pFinFET) with an underlap on the drain side yields a higher I ON relative to SG FinFETs, with a minor increase in I OF F [Goel et al. 
2011
]. An SRAM implemented with such FinFETs at the 7nm node has recently been investigated thoroughly [Goud et al. 2015] . Figure 8(b) shows massive band bending, which results in a strong inversion in the fin region, as is evident from Figure 8(d) . Figure 8 (a) and (c) show the electrostatic potential and electron density in the fin region in the OFF-state. They show a very prominent leakage path in the fin center. Hence, this device is not attractive for low-power design. We obtain a 24.9% (49.0%) higher I ON of 182.55μA (114.43μA) and 122.4% (127.3%) higher I OF F of 4.07nA (0.25nA) for an AUSG nFinFET (pFinFET) compared to an SG nFinFET (pFinFET). This observation shows its potential to be competitive with SG FinFETs if somehow its I OF F could be brought down without compromising much on I ON .
In Moradi et al. [2011] , an ADSG FinFET was proposed that uses asymmetric doping on the two sides of the device. Table II shows typical doping values used for this type of FinFET. Maintaining V DS > 0 (V DS < 0) for an nFinFET (pFinFET) with higher doping being on the source side yields better results and is, hence, assumed here. Figure 9 (d) shows weaker inversion in the ON-state in the fin region relative to the SG FinFET and, hence, a much lower I ON . However, the OFF-state electron density is somewhat identical to that of the SG FinFET. This explains comparable I OF F values. We obtain a 37.1% (32.1%) lower I ON of 91.98μA (52.19μA) and 26.8% (27.3%) lower I OF F of 1.34nA (0.08nA) for an ADSG nFinFET (pFinFET) relative to an SG nFinFET (pFinFET). The significantly lower I ON makes the ADSG FinFET less competitive for high-performance designs. In addition, although ADSG FinFETs are competitive with AWSG FinFETs in I ON , they are not at all competitive in I OF F .
In Figures 10 and 11 , we compare I DS versus V GS characteristics of both n-and ptype single-parameter asymmetric FinFETs and the SG FinFET. Table III summarizes I OF F /I ON results for all these FinFETs (the 1× suffix denotes the fact that the FinFETs have just one fin). We observe that the AUSG (AWSG) FinFET is superior to an SG FinFET in I ON (I OF F ). Thus, if we could combine the I ON advantage of an AUSG FinFET with the I OF F advantage of an AWSG FinFET, we could achieve high performance and low power simultaneously in circuits built with the new FinFET. This motivates us to explore multiparameter asymmetric FinFETs.
Multiparameter Asymmetric FinFETs
So far, we have considered asymmetries in L U N , G , and N SD . If we combine such asymmetries in a single FinFET, multiparameter asymmetric FinFETs result (e.g., AWDSG, AWUSG, AUDSG, and AWUDSG). In Table IV , we report I OF F /I ON results of all such n/pFinFETs and compare them to SG FinFETs. In Figures 12 and 13 , we compare I DS versus V GS characteristics of all these FinFETs. We observe very low I OF F for AWUSG, AWDSG, and AWUDSG n/pFinFETs. However, only AWUSG FinFETs have competitive I ON with SG FinFETs. The AWUSG nFinFET (pFinFET) has similar (11.6% higher) I ON to an SG nFinFET (pFinFET), yet a 94.0% (90.9%) lower I OF F . Thus, this suggests a FinFET that can simultaneously enable high performance and ultralow-leakage power (and, hence, low overall power). Such an observation can also be explained by understanding the qualitative attributes of AWSG and AUSG FinFETs. We discussed earlier how an imbalance in the gate workfunction leads to a very low I OF F in an AWSG FinFET. Similarly, we also saw how an unequal underlap in an AUSG FinFET effectively increases the supply of carriers in the channel region during the ON-state, which translates into a very high I ON . Hence, when we combine these two features in an AWUSG FinFET, we get the best of both worlds. We show the electrostatic potential and electron density distribution of an AWUSG nFinFET in the fin region in Figure 14 . Figure 14 In Table V , we report V th and subthreshold slope (SS) of all single-/multiparameter asymmetric FinFETs along with those of the SG FinFET. All FinFETs have very good subthreshold characteristics. However, n/p-type AWSG and AWUSG FinFETs have relatively high V th values, which explains their very low I OF F values. We obtain the SS for these devices through regression analysis. We probe the characteristics curve every 10mV in the subthreshold region and then obtain a linear fit. The slope of the linear fit gives us the SS of the device. 
Sensitivity to Various Parameter Variations
In the previous section, we identified a few winning devices: AWSG (best I OF F ), AUSG (best I ON ), and AWUSG (best of both worlds). In this section, we investigate the I OF F /I ON sensitivity of these nFinFETs with respect to variations in various parameters:
, and V DD (pFinFETs exhibit similar sensitivities). We include SG nFinFETs for the sake of comparisons. Figure 15 shows the sensitivity of We assume that both front-and back-gate workfunctions vary in the same direction based on the assumption that they are realized using a similar process recipe.
In Figure 16 , we show the sensitivity of I ON with respect to changes in the various parameters. We see that I ON decreases linearly with increasing L G and L U N , but increases roughly linearly with T SI and V DD . I ON is not very sensitive to variations in T OX and G .
We also observe that, in the case of I OF F variations, SG and AUSG cluster together, as do AWSG and AWUSG. However, in the case of I ON variations, SG and AWUSG tend to be closer. This is very desirable since it shows that AWUSG FinFETs share the I OF F characteristics of AWSG FinFETs and the I ON characteristics of SG FinFETs under a wide range of parameter values.
Sensitivity to Temperature Variation
I OF F of FinFETs increases exponentially with an increase in temperature T . Figure 17 shows this trend. However, AWSG and AWUSG FinFETs maintain their relative advantage over SG and AUSG FinFETs even at higher temperatures. I ON does not change much with T . For example, within a wide variation range in T (300-373K), I ON only varies within 10% for all device types considered here.
Effect of Process Variations
L G , T SI , T OX , L U N , G , and V DD have been shown to be the most susceptible to process variations [Xiong and Bokor 2003; Mishra et al. 2010] . In this section, we analyze the robustness of SG/AWSG/AUSG/AWUSG nFinFET1× under combined variations in these parameters. We use Sobol sequence-based quasi-Monte Carlo (QMC) simulation [Singhee and Rutenbar 2007] , which is known to need several orders of magnitude fewer samples than Monte Carlo simulation to achieve a similar accuracy, for this 
analysis. Thus, we use QMC simulation to generate 100 sample variation cases with each parameter having a 3 * σ/μ = 10% variation, and we perform 3D hydrodynamic device simulations with these values. We show I OF F and I ON distributions under such variations in Figure 18 . We can see that the AWUSG FinFET has reasonable I ON /I OF F spreads relative to the other FinFETs.
FinFET LOGIC GATES
In this section, we study leakage-delay characteristics of logic gates built atop the FinFETs characterized in the previous section. We focus on size 1/2× logic gates. Tables VI and VII show average leakage current (across all input vectors), I LEAK , for the 1× and 2× logic gates at 300K temperature. As expected, AWSG and AWUSG FinFET-based 1/2× logic gates maintain their advantage in this respect, even across temperatures, as seen from Tables VIII, IX, X, and XI. In Tables XII and XIII, we compare the delays of the 1/2× logic gates. We observe a delay reduction of 15.0% (14.5%), 4.2% (4.8%), and 12.4% (12.5%) for the AWUSG inverter1× (2×), NAND1× (2×), and NOR1× (2×) 
gates, respectively, relative to the corresponding SG FinFET-based logic gates. Thus, AWUSG FinFETs enable both lower delay and a drastic reduction in leakage current. The 1× (2×) inverter, NAND, and NOR gates, respectively, have 1 (2), 1 (2), and 1 (2) fins in all nFinFETs and 2 (4), 1 (2), and 4 (8) fins in all pFinFETs. These configurations were chosen to account for the difference in hole and electron mobility and yield comparable rise/fall delays. This explains why the NAND gate delay is higher than the NOR gate delay. Note that a 2× NAND gate has only 8 fins (as opposed to 10 fins in a 1× NOR gate). Thus, a 2× NAND gate both occupies less area and is faster than a 1× NOR gate.
FinFET LOGIC CIRCUITS
In this section, we evaluate the circuit-level impact of AWUSG FinFETs relative to SG FinFETs. Since AWUSG FinFET-based logic gates are faster, we first obtain the fastest possible circuit implementations based on 1× logic gates (inverter/NAND/NOR) 284  s713  300  s820  134  s832  163  s1238  480  s1423  315  s1488  213  s5378  444  s15850  980  s35932  222  s38584  869 built using AWUSG FinFETs (these implementations thus also consume least area). Tables XIV and XV show the critical path delay for implementations of ISCAS'85 and ISCAS'89 benchmark circuits, respectively. Next, we set these critical path delays as timing constraints for synthesis using Synopsys Design Compiler [Synopsys 2011 ] based on an SG library consisting of 1× and 2× SG FinFET-based logic gates (inverter/NAND/NOR). Note that since SG FinFET-based logic gates are slower, just using 1× logic gates would not be enough to meet the timing constraint. Table XVI shows results for ISCAS'85 benchmarks. P D denotes dynamic power. P L348 , P T 348 , P L373 , and P T 373 denote leakage power at 348K, total power at 348K, leakage power at 373K, and total power at 373K, respectively. Although SG implementations meet the timing constraint in all the cases, AWUSG implementations consume 12.0% less area, on average. More importantly, AWUSG implementations also consume 25.6% (41.8%) lower total power at 348K (373K), on average. We report results for ISCAS'89 benchmarks in Table XVII . AWUSG implementations consume 14.5% less area while also consuming 38.2% (50.4%) lower total power at 348K (373K), on average. Since delay is not that sensitive to temperature in FinFET circuits, we ignore this effect. In any case, since an increasing temperature would lead to a similar minor increase in delay for both SG and AWUSG circuits, it is not important to take this phenomenon into account for a comparative analysis.
We can deploy such libraries to higher level architectural simulation tools like FinCANON [Lee and Jha 2014] and McPAT-PVT [Tang et al. 2015] for a complete 
CONCLUSION
Although single-parameter asymmetric FinFETs were previously explored in the context of SRAMs, only the AWSG FinFETs were explored in the context of logic circuits. Also, the universe of multiparameter asymmetric FinFETs had not been explored. In this article, for the first time, we performed a thorough analysis of various multiparameter asymmetric FinFETs and discovered AWUSG to be the most valuable for optimizing both performance and leakage. We found that AWUSG FinFETs offer both higher I ON and drastically lower I OF F compared to traditional SG FinFETs. Looking for such transistors has been an important goal of researchers and the semiconductor industry. We analyzed AWUSG FinFETs under process variations and showed they have I ON and I OF F spreads similar to other FinFETs. We then analyzed logic gates based on various promising FinFETs and again found AWUSG logic gates to have the best combined leakage-delay characteristics. We showed that AWUSG circuit implementations consume both less area and significantly less total power relative to SG circuit implementations. The power advantage grows at higher temperatures.
